Titolo:  Power-awarness in coarse-grained reconfigurable designs: A dataflow based strategy
Data di pubblicazione:  2014
Abstract:  Applications and hardware complexity management in modern systems tend to collide with efficient resource and power balance. Therefore, dedicated and power-aware design frameworks are necessary to implement efficient multi-functional runtime reconfigurable signal processing platforms. In this work, we adopt dataflow specifications as a starting point to challenge power minimization.
Handle:  http://hdl.handle.net/11584/109738
Tipologia: 4.1 Contributo in Atti di convegno

File in questo prodotto:
File Descrizione Tipologia Licenza  
sips.pdf  versione pre-print Administrator   Richiedi una copia

Questionario e social

Condividi su: